Field Programmable Gate Arrays For High-Performance Analysis

"In Netezza’s Performance Server these nodes are known as Snippet Processing Units…an SPU consists of an FPGA (field programmable gate array) and a PowerPC processor."


Article at IT-Director.com by Philip Howard

Related posts:

  1. Hubble Deep Field
  2. EFF Sues FBI To Disclose Methods For Massive Data Warehouse
  3. Missing Feature In Set Analysis

This entry was posted in Uncategorized. Bookmark the permalink.

Leave a Reply

Your email address will not be published. Required fields are marked *

*

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>